









Policy of Use Convention				
Name	Register number	Usage		
\$zero	0	the constant value 0		
\$at	1	assembler temporary		
\$v0-\$v1	2-3	values for results and expression evaluation		
\$a0-\$a3	4-7	arguments		
\$t0-\$t7	8-15	temporaries		
\$s0-\$s7	16-23	saved		
	24-25	more temporaries		
\$t8-\$t9		dobal pointer		
\$t8-\$t9 \$gp	28	giobal pointor		
\$t8-\$t9 \$gp \$sp	28 29	stack pointer		





To summarize:						
Name	Example	Comments				
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. Register \$at is reserved for the assembler to handle large constants.				
	Memory[0]	Accessed only by data transfer instructions, MIPS uses byte addresses, so				
2 ³⁰ memory words	Memory[4],, Memory[4294967292]	sequential words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.				

MIPS assembly language							
Category	Instruction	Example	Meaning	Comments			
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers			
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers			
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants			
Data transfer	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register			
	store word	sw \$s1, 100(\$s2)	Memory[\$82 + 100] = \$s1	Word from register to memory			
	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register			
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory			
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits			
Conditional branch	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch			
	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative			
	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne			
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant			
	jump	j 2500	go to 10000	Jump to target address			
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return			
tional iump	iump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call			





Design alternative:

- goal is to reduce number of instructions executed
- provide more powerful operations
- danger is a slower cycle time and/or a higher CPI
- Sometimes referred to as "RISC vs. CISC"
 - virtually all new instruction sets since 1982 have been RISC
 - VAX: minimize code size, make assembly language easy
 - instructions from 1 to 54 bytes long!
- We'll look at PowerPC and 80x86





Summary

- Four MIPS design principles
 - Simplicity favours regularity
 - Smaller is faster
 - Good design demands good compromises
 - Make the common case fast